[an error occurred while processing this directive] Jack Ou -

Course: Electronics I (ES 231)
Section: 001
Spring, 2013

Syllabus

Instructor:  Jack Ou, Ph.D.
Office Location: Salazar Hall 2010B
Telephone: (707) 664 3462
Email:jack.ou AT sonoma DOT edu
Office Hours: By appointment during MW10:15-10:45 and TH 12:30-1
Class Days/Time: T4:00-7:00
Classroom: Salazar Hall 2003
Co-requisites: ES 230

 

Course Description
Laboratory work to accompany ES 230. Computer assisted design of electronic circuits involving devices such as diodes and transistors. Design, building and testing of electronic circuits such as filters, oscillator, amplifiers, etc.

Required Text:  Jack Ou, “Laboratory Manual for ES 231”, 2013.   

Date
Topic
1/17
Introduction
1/24
Cadence, 1n4001.m
1/31
diode logic circuit, I-V characteristic of a diode
2/7
regualted dual power supply
2/14
voltage doubler
2/21
Characteristics of BJT
2/28
NAND gate, 2n3904.m, 2n3906.m
3/7
Transistor Bias
3/14
Common Emitter Amplifier
3/28
Common Base Amplifier
4/4
Audio Amplifier (Breadboard)
4/11
4/18
(PCB Assembly and Demo)
4/25
Characterization of CMOS Transistor,Inverter, Ring oscillator
5/2
Simulation of Digital CMOS Integrated Circuits